Abstract -Transmission line analysis of the surface accumulation layer in injection-enhanced gate transistor (IEGT) is presented for the first time, based on per-unit-length resistance and conductance of the surface layer beneath the gate of IEGT. Lateral electric field on the accumulation layer surface, as well as the electron current injected into the accumulation layer, is governed by the well-known wave equation, and decreases as an exponential function of the lateral distance from the cathode. Unit-length resistance and conductance of the layer are expressed in terms of the device parameters and the applied gate voltage. Results obtained from the experiments are consistent with the numerical simulations.
Introduction
Injection-enhanced gate transistors (IEGTs) [1] are extensively used for high-voltage and -current applications that combine the best properties of gate turn-off thyristors (GTO) and insulated gate bipolar transistors (IGBT) devices. The surface accumulation layer beneath the gate of depletion-mode devices, such as vertical double-diffused MOS (VDMOS), spreads the majority carrier current from the thin surface layer into the bulk region of the device. Current flow changes from lateral to vertical direction along the length of the accumulated surface. The twodimensional nature of this current flow should be regarded principally as a distributed structure. The surface layer of such a device is characterized, in general, by the accumulation layer resistance. An expression analogous to the channel resistance enhancement mode with a correction factor accounts for the effect of current spreading. Layer resistance plays an important role in total on-resistance of the device [2] .
In IGBT and IEGT, both electrons and holes are injected in a very high level. This gives rise to the conductivity modulation with PiN diode-like carrier distribution inside the n-base region of the device. Electrons are injected through the accumulation layer, whereas holes are injected through the P-anode. The enhanced excess carrier density in the proximity of the accumulation layer by the action of the PiN diode plays a critical role in the on-state characteristics of the device [3] . A comprehensive understanding of the electron-injection mechanism of the accumulation layer is therefore of basic importance for the device design. One-dimensional models for IGBT have been presented in literature [4] , and have been used to represent IEGT. A two-dimensional model [5] describing the static and dynamic behavior of IEGT or trench IBGT has also been reported. However, thus far, no analytical modeling has exposed a detailed current spreading of the accumulation layer. 
. This reverse-voltage drop acts as a potential barrier for holes and prevents them from flowing into the accumulation layer.
Simulation results for the lateral electron current density variation ( ) s J y are shown in Fig. 4 , with the gate length as a parameter. Note that ( ) s J y decreases exponentially along the lateral path on the surface of the accumulation layer.
Analysis and Discussions
An L-type equivalent circuit model for the incremental portion of length y ∆ in the accumulation layer is shown as an inset in Fig. 4 . The layer parameters R and G are the resistance and the conductance on a per-unit-length basis.
A two-dimensional nature of the accumulation layer is clearly presented. Electron current at y along the lateral path of the accumulation layer satisfies ( ) V for the voltage at the position. The total current density begins to decrease in the proximity of the layer from the value fixed at the anode. Here, a V may be approximated from the difference in voltage drop on the drift region from the total forward voltage drop of the device [6] .
The above relation thus gives
Considering the surface potential drop on the incremental length y ∆ of the accumulation layer, we
Combining Eqs. (3) and (2) leads to
Taking the second derivative of s I in Eq. (2) and applying it to Eq. (3), we obtain the well-known wave equation: Combining Eqs. (3) and (7) gives an expression for the unit-length resistance of the layer: , which is close to the value for the inversion layer.
Integrating Eq. (4) from
is the total electron current flowing into the accumulation layer from Eq. (2). The result gives a useful expression for the lateral conductance of the layer defined for electron current: 
s MOS n tot 
where the values of G correspond to , which decreases with increasing gate voltage through R , and increases with increasing gate length through linear dependence [7] of MOS I on g L when the total current density at the anode junction is fixed at 100 2 [ / ] A cm . This observation agrees with the simulation result on surface potential shown in Fig. 2 .
Conclusion
In conclusion, transmission line analysis of the accumulation layer exhibits two-dimensional current that spreads as a natural consequence through the layer. Unitlength resistance and conductance in the accumulation layer, presented in terms of gate length and voltage, allow calculation of the decaying constant for both the electron current and the surface field of the layer, as well as the lateral conductance of the layer. Lateral conductance of the accumulation layer is defined as the ratio of the total electron current to the total surface potential drop of the layer. . Hence, the analytical results are consistent with the simulation results, suggesting that the accumulation layer of an IEGT can be applied to both conventional IGBT and VDMOS design calculations.
